



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/24/2003	Noriyuki Tanaka	24500-000007/US 4297		
08/24/2005		EXAMINER		
HARNESS, DICKEY & PIERCE, P.L.C.			KING, JUSTIN	
P.O. BOX 8910 RESTON, VA 20195		ART UNIT PAPER NUMBER		
	,	2111		
	09/24/2003 08/24/2005 CKEY & PIERCE, F	09/24/2003 Noriyuki Tanaka 0 08/24/2005 CKEY & PIERCE, P.L.C.	09/24/2003 Noriyuki Tanaka 24500-000007/US 0 08/24/2005 EXAM CKEY & PIERCE, P.L.C. KING, J 20195	

DATE MAILED: 08/24/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
		10/668,253	TANAKA ET AL.		
Office Actio	on Summary	Examiner	Art Unit		
		Justin I. King	2111		
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
THE MAILING DATE OI - Extensions of time may be available after SIX (6) MONTHS from the - If the period for reply specified a fixed from the second for reply is specified. - Failure to reply within the set or	F THIS COMMUNICATION. Ilable under the provisions of 37 CFR 1.13 mailing date of this communication. above is less than thirty (30) days, a reply dd above, the maximum statutory period w extended period for reply will, by statute, a later than three months after the mailing	'IS SET TO EXPIRE 3 MONTH 6(a). In no event, however, may a reply be ti within the statutory minimum of thirty (30) da ill apply and will expire SIX (6) MONTHS fror cause the application to become ABANDONI date of this communication, even if timely file	mely filed ys will be considered timely. n the mailing date of this communication. ED (35 U.S.C. § 133).		
Status					
1) Responsive to co	mmunication(s) filed on 10 Ma	av 2004.			
·					
,					
Disposition of Claims			•		
4a) Of the above of 5) ☐ Claim(s) is 6) ☒ Claim(s) <u>1-4 and 6</u> in Claim(s) <u>5 and 6</u> in Claim(s) <u>6 and 6 in Claim(s)</u>	<u>7-16</u> is/are rejected.				
_	s objected to by the Examine				
9)⊠ The specification is objected to by the Examiner. 10)□ The drawing(s) filed on is/are: a)□ accepted or b)□ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. §	119		•		
a)⊠ All b)□ Some 1.□ Certified co 2.□ Certified co 3.□ Copies of the application	e * c) None of: pies of the priority documents pies of the priority documents ne certified copies of the prior from the International Bureau	have been received in Applicatity documents have been receiv	tion No red in this National Stage		
Attachment(s)					
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)					
	ement(s) (PTO-1449 or PTO/SB/08)		Patent Application (PTO-152)		

DETAILED ACTION

Specification

- 1. The disclosure is objected to because of the following informalities: Specification, page 11, line 5, recites "from a CPU to and LSI". Appropriate correction is required.
- 2. The disclosure is objected to because of the following informalities: Specification does not always provide proper spacing in each sentence, such as page 5, line 3. Appropriate correction is required.

Claim Objections

3. Claims 8, 13, and 15 are objected to because of the following informalities: Proper spacing is required for claim 8's 3rd line, claim 13's 3rd limitation (page 56, line 3), and claim 15's 5th line. Appropriate correction is required.

Claim Rejections - 35 USC § 112.

4. Claim 3 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter, which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Claim 1's preamble states that a first device divides the data into data group; therefore, the first device is the LSI according to the Specification (figure 1B, Specification, page 11, first paragraph). Claim 3 recites that division

Page 3

pattern is accordance with an instruction from the first device. Specification states that the number of division is based on the CPU's instructions (Specification, page 3, last paragraph).

Claim 8 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter, which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Claim 1's preamble states that a first device divides the data into data group; therefore, the first device is the LSI according to the Specification (figure 1B, Specification, page 11, first paragraph). Claim 8 recites that the apparatus outputs the data to the second device in data write access from the first device, which is outputting the data to the CPU from the LSI in data write access. Specification states that the write access is carried out from the CPU to a LSI (Specification, page 11, 1st paragraph).

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 7. Claims 1-2, 4, 7, and 9-16 are rejected under 35 U.S.C. 102(a) as being anticipated by the admitted prior art.

Referring to claim 1: The prior art discloses a conversion between LSI and CPU (Specification, pages 3-4). The prior art discloses that the conversion interface between the LSI and CPU divides the wider bus width to accommodate the CPU's narrower bus width

Application/Control Number: 10/668,253

Art Unit: 2111

(Specification, page 3, lines 12-17). The prior art discloses dividing the LSI's bus width to accommodate the CPU's instruction (Specification, page 3, last paragraph); the prior art discloses dividing the 18-bit at least three times with various division patterns (Specification, page 3, 2nd paragraph, last 4 lines), which is the claimed setting section for setting the total number of transfer operations required for the first device to transfer the plurality of bit data groups and for setting a division pattern of the N-bit data for dividing the N-bit data into the plurality of bit data groups. The conversion interface's data receiving portion for receiving data from LSI is the claimed receiving section, and the conversion interface's data outputting portion for outputting data to CPU is the claimed output section. Hence, claim is anticipated by the admitted prior art.

Referring to claim 2: The prior art discloses dividing the 18-bit at least three times with various division patterns (Specification, page 3, 2nd paragraph, last 4 lines), and the prior art further discloses that CPU sets the division pattern (Specification, page 3, last paragraph), which are the claimed dividing the N-bit data into the plurality of bit data groups in accordance with the total number of transfer operations and the division pattern set by the setting section.

Referring to claim 4: The prior art discloses dividing the 18-bit at least three times with various division patterns (Specification, page 3, 2nd paragraph, last 4 lines), which is determining the total number of transfer operations and the division pattern in accordance with the size of the first bus width.

Referring to claim 7: The prior art discloses dividing the 18-bit at least three times with various division patterns (Specification, page 3, 2nd paragraph, last 4 lines); the prior art's means for selecting the division pattern is equivalent to the claimed second register. The prior art

Application/Control Number: 10/668,253 Page 5

Art Unit: 2111

discloses the number of division may be more than three depending on CPU's logic (Specification, page 3, last paragraph); the prior art's means for selecting or setting the number of division is equivalent to the claimed first register for setting the total number of transfer operations.

Referring to claim 9: The prior art discloses bi-directional communication between the CPU and LSI.

Referring to claim 10: The prior art discloses a conversion between LSI and CPU (Specification, pages 3-4). The prior art discloses that the conversion interface between the LSI and CPU divides the wider bus width to accommodate the CPU's narrower bus width (Specification, page 3, lines 12-17). The prior art discloses dividing the LSI's bus width to accommodate the CPU's instruction (Specification, page 3, last paragraph); the prior art discloses dividing the 18-bit at least three times with various division patterns (Specification, page 3, 2nd paragraph, last 4 lines). The prior art's various division pattern is the claimed setting section for setting the total number of transfer operations required for the first device to transfer the plurality of bit data groups and for setting a division pattern of the N-bit data for dividing the N-bit data into the plurality of bit data groups. The prior art's means for dividing the LSI's bus width is the claimed dividing section for dividing the N-bit data into the plurality of bit data groups in accordance with the total number of transfer operations and the division pattern. Hence, claim is anticipated by the admitted prior art.

Referring to claim 11: The prior art discloses outputting the divided/converted data to the CPU, which is the claimed outputting the plurality of bit data groups to the first device in data read access from the second device to the first device.

Application/Control Number: 10/668,253

Art Unit: 2111

Referring to claim 12: The prior art discloses bi-directional communication between the LSI and CPU.

Referring to claim 13: The prior art discloses a conversion between LSI and CPU (Specification, pages 3-4). The prior art discloses that the conversion interface between the LSI and CPU divides the wider bus width to accommodate the CPU's narrower bus width (Specification, page 3, lines 12-17). The prior art discloses dividing the LSI's bus width to accommodate the CPU's instruction (Specification, page 3, last paragraph); the prior art discloses dividing the 18-bit at least three times with various division patterns (Specification, page 3, 2nd paragraph, last 4 lines), which is the claimed setting section for setting the total number of transfer operations required for the first device to transfer the plurality of bit data groups and for setting a division pattern of the N-bit data for dividing the N-bit data into the plurality of bit data groups. The conversion interface's data receiving portion for receiving data from LSI is the claimed receiving section, and the conversion interface's data outputting portion for outputting data to CPU is the claimed output section. Hence, claim is anticipated by the admitted prior art.

Referring to claim 14: The prior art discloses a display apparatus (Specification, page 2, last paragraph).

Referring to claim 15: The prior art discloses a conversion between LSI and CPU (Specification, pages 3-4). The prior art discloses that the conversion interface between the LSI and CPU divides the wider bus width to accommodate the CPU's narrower bus width (Specification, page 3, lines 12-17). The prior art discloses dividing the LSI's bus width to accommodate the CPU's instruction (Specification, page 3, last paragraph); the prior art

Application/Control Number: 10/668,253

Art Unit: 2111

discloses dividing the 18-bit at least three times with various division patterns (Specification, page 3, 2nd paragraph, last 4 lines), which is the claimed setting section for setting the total number of transfer operations required for the first device to transfer the plurality of bit data groups and for setting a division pattern of the N-bit data for dividing the N-bit data into the plurality of bit data groups. The conversion interface's data receiving portion for receiving data from LSI is the claimed receiving section, and the conversion interface's data outputting portion for outputting data to CPU is the claimed output section. Hence, claim is anticipated by the admitted prior art.

Referring to claim 16: The prior art discloses a display apparatus (Specification, page 2, last paragraph).

Allowable Subject Matter

8. Claims 5-6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

The prior arts on record do not explicitly disclose or teach the claimed structure for a bus-width converting apparatus or method between a CPU and a displaying device.

Conclusion

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Justin I. King whose telephone number is 571-272-3628. The examiner can normally be reached on Monday through Friday, 9:00 am to 5:00 pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571-272-3632 or on the central telephone number, (571) 272-2100. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Lastly, paper copies of cited U.S. patents and U.S. patent application publications will cease to be mailed to applicants with Office actions as of June 2004. Paper copies of foreign patents and non-patent literature will continue to be included with office actions. These cited U.S. patents and patent application publications are available for download via the Office's PAIR. As an alternate source, all U.S. patents and patent application publications are available on the USPTO web site (www.uspto.gov), from the Office of Public Records and from commercial sources. Applicants are referred to the Electronic Business Center (EBC) at http://www.uspto.gov/ebc/index.html or 1-866-217-9197 for information on this policy. Requests

Art Unit: 2111

to restart a period for response due to a missing U.S. patent or patent application publications will not be granted.

Justin King

August 20, 2005

Glenn A. Auve Primary Patent Examiner Technology Center 2100